• Login
    View Item 
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Single Stage Power Factor Corrected Three-Level Resonant Converters

    Thumbnail
    View/Open
    Agamy_Mohammed_S_200801_PhD.pdf (7.243Mb)
    Date
    2008-02-01
    Author
    Agamy, Mohammed S.
    Metadata
    Show full item record
    Abstract
    In this thesis, a new approach for single-stage power factor correction converters is proposed to increase their power ratings to be in the multiple kilowatts levels. The proposed techniques are based on the utilization of modified three-level resonant converter topologies. These topologies provide low component stresses, high frequency operation, zero voltage switching, applicability under a wide range of input and output conditions as well as added control flexibility. The proposed control algorithms are based on a combination of variable frequency and asymmetrical pulse width modulation control or variable frequency and phase shift modulation control. In either case, the variable frequency control is used to tightly regulate the output voltage, whereas, pulse width or phase shift modulation is used to regulate the dc-bus voltage as well as the input power factor. New converter topologies, their operation and steady state and dynamic analyses are presented in details.

    A modelling approach based on average multiple frequency methods is also proposed. This approach leads to the development of a full order state space model with the two control variables explicitly separated allowing a better controller design. The model can be used either at high level of detail expressing the non-linearities of the system or it can readily be simplified to a linear decoupled model for approximate solutions.

    Finally, a discrete time controller for the proposed converters, which is suitable for FPGA implementation, is presented. Analytical, simulation and experimental results are provided to verify the proposed concepts.
    URI for this record
    http://hdl.handle.net/1974/1011
    Collections
    • Queen's Graduate Theses and Dissertations
    • Department of Electrical and Computer Engineering Graduate Theses
    Request an alternative format
    If you require this document in an alternate, accessible format, please contact the Queen's Adaptive Technology Centre

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV
     

     

    Browse

    All of QSpaceCommunities & CollectionsPublished DatesAuthorsTitlesSubjectsTypesThis CollectionPublished DatesAuthorsTitlesSubjectsTypes

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV