• Login
    View Item 
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    System-Level Power, Thermal and Reliability Optimization

    Thumbnail
    View/Open
    Zhu_Changyun_200907_PhD.pdf (1.372Mb)
    Date
    2009-07-03
    Author
    Zhu, Changyun
    Metadata
    Show full item record
    Abstract
    An integrated circuit can now contain more than one billion transistors. With

    increasing system integration and technology scaling, power and power-related issues

    have become the primary challenges of integrated circuit design. In this dissertation,

    techniques and algorithms, from system-level synthesis to emerging integration

    and device technologies, are proposed to address the power and power-induced thermal

    and reliability challenges of modern billion-transistor integrated circuit design.

    In Chapter 1, the challenges of semiconductor technology scaling are introduced.

    Chapter 2 reviews the related works. Chapter 3 focuses on the reliability optimization

    issue during system-level design. A reliable application-specic multiprocessor

    system-on-chip synthesis system is proposed, called TASR, which exploits redundancy

    and thermal-aware design planning to produce reliable and compact circuit designs.

    Chapter 4 introduces three-dimensional (3D) integration, a new integrated circuit

    fabrication and integration technology. Thermal issue is a primary concern of 3D integration.

    A 3D integrated circuit heat flow analytical framework is proposed in this

    chapter. Proactive, continuously-engaged hardware and operating system thermal

    management techniques are presented and evaluated which optimize system performance

    than state-of-the-art techniques while honoring the same temperature bound.

    Chapter 5 presents reconfigurable architecture design using single-electron tunneling

    transistor, an ultra-low-power nanometer-scale device. The proposed design has the

    potential to overcome the power and energy barriers for both high-performance computing

    and ultra-low-power embedded systems. Conclusions are drawn in Chapter 6.
    URI for this record
    http://hdl.handle.net/1974/1979
    Collections
    • Queen's Graduate Theses and Dissertations
    • Department of Electrical and Computer Engineering Graduate Theses
    Request an alternative format
    If you require this document in an alternate, accessible format, please contact the Queen's Adaptive Technology Centre

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV
     

     

    Browse

    All of QSpaceCommunities & CollectionsPublished DatesAuthorsTitlesSubjectsTypesThis CollectionPublished DatesAuthorsTitlesSubjectsTypes

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV