• Login
    View Item 
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    •   Home
    • Graduate Theses, Dissertations and Projects
    • Queen's Graduate Theses and Dissertations
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Design and Implementation of a Programmable Digital Pseudo-Random Bit Generator for Applications in Noise Radar

    Thumbnail
    View/Open
    Aytimur_Cenk_201310_MASC.pdf (66.57Mb)
    Date
    2013-10-31
    Author
    Aytimur, Cenk
    Metadata
    Show full item record
    Abstract
    Noise radar systems have become more prevalent over the past couple of decades due to their superior performance over conventional continuous-wave and pulsed-wave radar systems in certain applications. However, one limiting factor of noise radar systems has been the generation of ultrabroadband waveforms. This thesis proposes a novel application of programmable pseudo-random bit generators (PRBGs) for use in noise radar applications. A long-sequence high-speed PRBG was designed using a low-cost and low-power complementary metal oxide semiconductor (CMOS) technology. The proposed circuit has a sequence length of approximately 4.3 Gbits and was designed to operate at 1 GHz providing a data rate of 1 Gbit/s.

    This new waveform generation technique would eliminate the requirement of a large variable delay-line (transmission-line) and reduce the power required by noise radar systems. It would allow such systems to become much more compact and create the opportunity for the move towards hand-held devices. It would further allow easier implementation of bistatic radar systems where the transmitting and receiving sites are physically far from one another. In addition, this programmable long-sequence PRBG could have applications in cryptology, communications, and other areas where the generation of high-speed random bit sequences is paramount.

    Unfortunately, an ASIC (application specific integrated circuit) design process documentation error rendered the fabricated IC's unusable. The error was caused by not enabling the input pads of the IC, which required an undocumented edit to the gate-level design file generated by Synopsys \textit{Design Vision}. Consequently, the circuit had to be realized on a field-programmable gate array (FPGA), which performed as expected, albeit at a lower frequency of 50 MHz. The PSD of the FPGA implementation created the expected output of a sinc-squared function with the first null at the clock frequency. This result proves that a LFSR PRBG is a viable noise source for use in noise radar systems.
    URI for this record
    http://hdl.handle.net/1974/8447
    Collections
    • Queen's Graduate Theses and Dissertations
    • Department of Electrical and Computer Engineering Graduate Theses
    Request an alternative format
    If you require this document in an alternate, accessible format, please contact the Queen's Adaptive Technology Centre

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV
     

     

    Browse

    All of QSpaceCommunities & CollectionsPublished DatesAuthorsTitlesSubjectsTypesThis CollectionPublished DatesAuthorsTitlesSubjectsTypes

    My Account

    LoginRegister

    Statistics

    View Usage StatisticsView Google Analytics Statistics

    DSpace software copyright © 2002-2015  DuraSpace
    Contact Us
    Theme by 
    Atmire NV