Variable 360° Vector-Sum Phase Shifter With Coarse and Fine Vector Scaling

Mohammad-Mahdi Mohsenpour, Member, IEEE, and Carlos E. Saavedra, Senior Member, IEEE

Abstract—A CMOS vector-sum phase shifter covering the full 360° range is presented in this paper. Broadband operational transconductance amplifiers with variable transconductance provide coarse scaling of the quadrature vector amplitudes. Fine scaling of the amplitudes is accomplished using a passive resistive network. Expressions are derived to predict the maximum bit resolution of the phase shifter from the scaling factor of the coarse and fine vector-scaling stages. The phase shifter was designed and fabricated using the standard 130-nm CMOS process and was tested on-wafer over the frequency range of 4.9–5.9 GHz. The phase shifter delivers root mean square (rms) phase and amplitude errors of 1.25° and 0.7 dB, respectively, at the midband frequency of 5.4 GHz. The input and output return losses are both below 17 dB over the band, and the insertion loss is better than 4 dB over the band. The circuit uses an area of 0.303 mm² excluding bonding pads and draws 28 mW from a 1.2 V supply.

Index Terms—Active phase shifter, active summing junction, clock and data recovery, CMOS, IEEE 802.11n, LTE, monolithic microwave integrated circuit (MMIC), operational transconductance amplifiers (OTAs), phased array, quadrature generation, radar, RFIC, root mean square (rms) error, WiMAX.

I. INTRODUCTION

There is continued interest in finding new methods to improve the resolution and accuracy of monolithic microwave integrated circuit (MMIC) phase shifters. That interest is motivated by the critical role that phase shifters have in multiple-input multiple output radio links and phased arrays. Design advances over the past decade have led to significant improvements in the fractional bandwidth of the phase shifters and a reduction in the footprint area of the chips. MMIC phase shifters covering the full 360° using different techniques, such as delay lines [1], [2], signal reflection [3], high-pass/low-pass networks [4], all-pass networks [5], and vector summation [6]–[12].

In vector-sum phase shifters, there often appear unreachable phase angles (phase gaps) at the quadrant edges that limit the phase-step (bit) resolution of digital phase shifters. The objective of this paper is to explore the issue of phase gaps in vector-sum phase shifters and to propose a solution to mitigate them. The general approach taken here is to use a two-step vector-scaling procedure. First, a coarse scaling is carried out in the current domain using operational transconductance amplifiers (OTAs), and subsequently, fine scaling is done on the signal vector in the voltage domain using a resistive network before the signal vectors are added together. A prototype phase shifter was designed for the 5.4-GHz band and was fabricated using the 130-nm CMOS technology. Experimental test results are presented, which validate the concept.

II. PHASE SHIFTER CONCEPT

Fig. 1 shows the block diagram of the proposed MMIC phase shifter, where the shaded area shows the on-chip circuitry. The phasor diagrams above the shaded area illustrate how a representative input signal is modified as it propagates through the phase shifter. The external 180° power splitter converts the RF input voltage signal, 

\[ V_{\text{RF}} \]

into a differential waveform. A quadrature generator then produces four equal-amplitude orthogonal voltage signal vectors, ±vI and ±vQ, for the I and Q paths, respectively. A pair of identical OTAs are used to scale the magnitude of the four voltage signal vectors and to convert them into current signals: ±iI,Q = ±GmviI,Q, where \( G_m \) is the transconductance gain of the OTAs, which is tuned through the analog control voltages \( V_{\text{tune},I} \) and \( V_{\text{tune},Q} \).

Two single-pole double-throw (SPDT) switches are used to select which I-path vector (the 0° or the 180°) and which Q-path vector (the 90° or the 270°) will be summed together at the output to produce the desired output phase angle. The SPDT switches are controlled using two digital bits, \( a_1a_2 \).

While the minimum gain, \( G_{\text{min}} \), of the OTAs can ostensibly be reduced to zero, the problem with doing so is that the phase response of the OTAs at zero gain can be quite different than at moderate to high gain levels, thereby compromising the root mean square (rms) phase and amplitude error performance of the circuit. As a result, there is a practical limit to how small \( G_{\text{min}} \) should be and that value can be found by observing the phase response of the OTA as a function of its gain.

Suppose now that \( G_{\text{min}} \) has been established and that the highest gain setting of the OTAs is denoted by \( G_{\text{max}} \), then the smallest output angle that the phase shifter would produce in quadrant I is

\[ \theta_{\text{min}} = \tan^{-1}\left( \frac{G_{\text{min},Q}}{G_{\text{max},I}} \right) \text{ rad} \quad (1) \]

as shown in Fig. 2(a). It is straightforward to see that there will be a range of phase angles that the phase shifter cannot produce between quadrants I and IV and at every other quadrant boundary, as shown in Fig. 2(b). These unreachable output phase angle regions are the so-called phase gaps. The size of the gaps is \( \theta_{\text{gap}} = 2\theta_{\text{min}} \) and they place a limit on the bit

Manuscript received April 6, 2015; revised August 18, 2015, February 9, 2016, and April 25, 2016; accepted May 21, 2016. Date of publication June 14, 2016; date of current version July 7, 2016. This work was supported by the Natural Science and Engineering Research Council of Canada.

The authors are with the Department of Electrical and Computer Engineering, Queen’s University, Kingston, ON K7L 3N6, Canada (e-mail: m.mohsenpour@queensu.ca; saavedra@queensu.ca).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2016.2574843
resolution of digital vector-sum phase shifter, since the circuit cannot have a phase step smaller than $\theta_{\text{gap}}$. The relationship between the phase gap and the phase-step resolution of the phase shifter is $\theta_{\text{gap}} < 2\pi/2^n$, from which the maximum bit resolution is $[n] = \log_2(2\pi/\theta_{\text{gap}}), \text{ where } [\cdot]$ denotes the floor function. With the aid of (1), the expression for the maximum bit resolution, $n$, of the phase shifter as a function of the amplifier gain tuning range is

$$[n] = \log_2 \left( \frac{\pi}{\tan^{-1} \left( \frac{G_{\text{min}, Q}}{G_{\text{max}, I}} \right)} \right). \tag{2}$$

To reduce the size of $\theta_{\text{gap}}$ and thereby increase the bit resolution of the phase shifter, the proposed system in Fig. 1 employs the second vector-scaling step after the SPDT switches. This second scaling step is done with a resistive passive network. The final $I$ and $Q$ vectors are added using a summing junction to produce the desired phase-shifted signal.

III. RFIC DESIGN

This section provides design details of the phase shifter's building blocks in sequence from left to right. All circuit components were designed for a center frequency of 5.4 GHz.
A. Quadrature Signal Generator

The circuit shown in Fig. 3 is used to generate differential quadrature basis vectors for the I and Q signal paths. It is an all-pass network that yields signals with tight amplitude and phase balance over wide bandwidths with a low return loss at the input port [6]. Using the component values shown in Fig. 3, the simulation results predict phase and amplitude imbalances less than 1° and 0.35 dB, respectively, and an input return loss below 16 dB for the quadrature generator over a 1-GHz band centered at 5.4 GHz.

B. OTA Vector-Scaling Stage (Coarse Scaling)

The OTAs convert the incident voltage signals into currents. These signal currents are then scaled by varying the transconductance, $G_m$, of the OTAs. The OTA schematic is shown in Fig. 4 and is a variant of the circuit reported in [7] and [13]–[15]. Thus, only a basic description of the OTA is given here followed by the information relevant to the phase shifter design. The input signal feeds to $M_1/M_2$ and $M_5/M_6$ through $C_1/C_2$ and $C_5/C_6$, respectively. Transistors $M_3$ and $M_4$ are cross-coupled to provide feedforward regulation to the OTA for broadband operation and increased linearity. Tuning of the $G_m$ is done by changing the gate voltage of $M_3/M_4$ at the node labeled $V_{\text{tune}}$ in Fig. 4. Triple well nMOS devices are used here to provide source-body isolation for all OTA’s devices and better isolation from substrate. Capacitors $C_3$ and $C_4$ are for dc blocking, and resistors $R_1$–$R_6$ have a large value and are used for dc biasing.

A key design goal for the OTA for the application at hand is for its gain, $G_m$, versus $V_{\text{tune}}$ relationship to have a linear response, so that the vector scaling also exhibits a linear dependence on the tuning voltage. A simulation of $G_m$ versus control voltage, $V_{\text{tune}}$, at a frequency of 5.4 GHz is shown in Fig. 5. The magnitude of $G_m$ varies linearly from 5.5 to 32 mS as $V_{\text{tune}}$ is swept from 0.45 to 0.85 V. Therefore, $\theta_{\text{gap}} = 2\tan^{-1}(5.5/32) = 0.34$ rad = 19.5° and (2) predicts that the highest resolution that the phase shifter could produce is 4 b which corresponds to a phase step of 22.5°. To improve the resolution of the phase shifter, the second scaling circuit is used to reduce the value of $G_m$. That circuit is described further below after the SPDT switches.

C. SPDT Switches

Two SPDT switches, connected to the OTAs’ outputs, choose between the four quadrants. To keep the insertion loss of the switches below 1 dB, two series nMOS transistor, $M_7$ and $M_8$, are used to provide a low channel resistance.
Increasing the size of \( M_7 \) and \( M_8 \), consequently, degrades the isolation of the switch in the OFF states. As shown in Fig. 6, two shunt transistors are utilized here to form a series–shunt SPDT switch and compensate for the isolation degradation, due to larger parasitic capacitors of series switches. Furthermore, deep n-well nMOS transistors, designed with body floating technique [16], are used to isolate the transistors’ bodies from substrate and boost the switch performance in terms of lower insertion loss. The simulated results show that the insertion loss of the SPDT switch is <1 dB, and its isolation and return losses, in the whole frequency band, are negligible and better than 41 and 18 dB, respectively, and it has negligible effect on the performance of the switches.

**D. Passive Vector-Scaling Circuit (Fine Scaling)**

Fig. 7 shows the concept of the second vector-scaling stage in the \( I \) path (the \( Q \)-path passive scaling network is identical). A series resistor network is connected from the signal path to ground. A series switch is connected between each resistor node and the output path, and only one switch is turned ON at any given time. If there are \( M \) identical resistors in the network and each has a value \( R/M \), then the output voltage when the switch in the \( k \)th branch is activated is

\[
\bar{v}_I = \left( \frac{kR}{M} \right) i_I \approx \left( \frac{kR}{M} \right) i_I \tag{3}
\]

and the approximation holds if \( R \ll Z_{in} \), which is easily satisfied if \( R \) is in the hundreds of ohms or a few kilohms, because the input terminals to the summing junction are nMOS gates. Recalling that \( i_I = G_m v_{b,1} \), the overall scaling factor between the signals \( \bar{v}_I \) and \( v_{b,1} \) when the switch in branch \( k \) is activated is

\[
A_v = k \left( \frac{R}{M} \right) G_m \quad V/V \tag{4}
\]

and the expressions for the maximum and minimum vector-scaling factors are

\[
A_{v,\text{max}} = R \quad G_{\text{max}} \quad k = M \tag{5a}
\]

\[
A_{v,\text{min}} = \left( \frac{R}{M} \right) G_{\text{min}} \quad k = 1. \tag{5b}
\]

Using (2) and (5), the new bit resolution, \( n' \), of the phase shifter due to the fine-scaling resistive scaling network is

\[
\lfloor n' \rfloor = \log_2 \left[ \frac{\pi}{\tan^{-1} \left( \frac{(R/M)G_{\text{max}}}{RG_{\text{min}}} \right)} \right] \tag{6a}
\]

\[
\approx \log_2 \left[ \frac{\pi M}{G_{\text{min}}/G_{\text{max}}} \right] \tag{6b}
\]

where the approximation \( \tan^{-1} x \approx x \) for small \( x \) is invoked, because the fine scaling ensures that \( A_{v,\text{min}} \ll A_{v,\text{max}} \). Expression (6b) enables the designer to determine how many resistors (\( M \)) are needed in the second scaling step to obtain a target bit resolution once the \( G_m \) tuning range of the OTAs has been established.

For the circuit under discussion, the \( G_m \) tuning range chosen to minimize the rms phase and amplitude error of the phase shifter is 5.5–32 mS, which would yield a resolution of 4 b. Since the target phase-shift resolution for this design is 6 b, (6b) requires that \( M = 4 \) to achieve the goal, and thus, the circuit used to carry out the fine-scaling step in this paper is shown in Fig. 8.

As noted in Section II, the phase response of \( G_m \) will adversely impact the rms phase and amplitude error performance of the circuit and it is preferred to keep \( V_{\text{tune}} \) within a region, where the \( G_m \) phase variation is minimized. Therefore, during the experimental part of this paper, \( V_{\text{tune}} \) for \( k = 2–4 \) was limited to the range of 0.55–0.85 V to keep the phase variation of \( G_m \) below 3°.

**E. Vector-Summation Circuit**

Fig. 9 shows the schematic of the summing circuit used here. \( V_{b1}, V_{b2}, \) and \( V_{b3} \) are the dc bias voltages. The \( \bar{v}_I \) and \( v_{Q} \) signal vectors are incident at the gates of transistors \( M_{12} \) and \( M_{13} \), respectively. The drain currents of the cascode
transistors $M_{14}$ and $M_{15}$ are added at node A and are fed to a transimpedance amplifier. A source-follower ($M_{21}$) is used as a buffer to isolate the phase shifter from the 50-$\Omega$ impedance environment of the measurement system.

IV. EXPERIMENTAL RESULTS

The OTA-based active phase shifter is fabricated using the Global Foundries (formerly IBM) 0.13-$\mu$m CMOS process. A microphotograph of the fabricated chip is shown in Fig. 10. The chip core occupies an area of 0.303 mm$^2$ excluding bonding pads. The circuit draws a maximum of 28 mW of dc power from a 1.2 V supply.

An Agilent 8510C vector network analyzer was used for measuring the insertion phase and gain of the chip in different phase settings. The chip’s differential input signals are fed by an external hybrid coupler, Krytar 4010180 with around 0.5 dB loss in 5-GHz band.

As noted earlier, the input and output matching circuitries of the phase shifter are independent of the phase shifter’s phase setting. Therefore, the input and output reflection coefficients, $S_{11}$ and $S_{22}$, are provided for just one phase setting. Fig. 11 shows the input and output return losses. The measurement and simulation results agree for both $S_{11}$ and $S_{22}$. The return losses are better than 15 dB in the frequency band of interest. Required tuning voltages for $I$ and $Q$ paths, $V_{\text{tune, } I}$ and $V_{\text{tune, } Q}$, are varied with 10-mV quantization steps, and their values and digital controls (refine bits) are provided in a lookup table.

Fig. 12 shows the unwrapped measured insertion phase response for 64 different phase states spaced 5.625° apart (6-b resolution). Both the measured and ideal relative insertion phase response are presented. The fabricated chip’s phase performance is to the best of our knowledge the best reported so far in this resolution range.
Fig. 12. Measured insertion phase for 64 output phases.

Fig. 13. Measured (solid lines) and ideal (dashed lines) relative insertion phase for 16 out of 64 possible states. Only 16 out of the 64 possible curves are shown to avoid an overcrowded plot. As expected, the best agreement between the measured and ideal curves in Fig. 13 occurs at the design frequency of 5.4 GHz.

The rms phase error of a phase shifter can be calculated using (7), where \( N \) is equal to number of phase states (64 in this paper) and \( \theta_{\Delta i} \) is the difference between the phase angle produced by the phase shifter and the expected theoretical value. The rms phase error of the proposed phase shifter is 1.25° at 5.4 GHz. The rms phase error as a function of frequency is shown in Fig. 14. The simulated and measured group delays are 0.11 and 0.14 ns, respectively.

Fig. 15 shows the insertion gain responses for some of the phase states (16 states are chosen for better illustration). The rms gain error, calculated using (8) for all 64 settings, is always less than 0.7 dB, as shown in Fig. 16. The degradation of the measurement results from the simulations is <0.5 dB and experiences its maximum as it reaches the frequency band’s edges. Here, \( A_{\Delta i} \) is the deviation of the gain response in each state.
A Monte Carlo simulation was carried out to examine the effect of device mismatches on the amplitude and phase variations of the phase shifter. Fig. 17 shows the Monte Carlo results for a representative phase state of 0°. The standard deviation of the phase angle for eight phase states around 360° is always less than 1.7°, which is well below the resolution of the phase shifter (5.625°). Meanwhile, the standard deviation of the amplitude variation is below 0.15 dB. The 72.5% of the occurrences (out of 1000 runs) were less than 0.25 of the least significant phase shift (±1.2°) away from the mean value of that state. The polar plot, shown in Fig. 18, shows the uniform distribution for all 64 constellation states of the phase shifter, normalized to the average insertion gain.

Fig. 19 shows the measured output power versus input power to study the linearity performance of the phase shifter at 5.4 GHz. The input-referred 1-dB compression point is −12.9 dB. The simulation results show that the 1-dB compression point variation, for all the phase states, is less than ±1 dB. This is in accordance with the 2-dB insertion gain variation in different phase settings, reported by the measurements. The simulation result for the noise figure is also around 20 dB for all phase states.

A summary of the phase shifter’s performance is outlined in Table I, in conjunction with a comparison with some of the previously reported designs in the similar CMOS technology.
Table I also includes the calculation of a basic metric
\[ A_{\Delta, \text{RMS}} \times \theta_{\Delta, \text{RMS}} \]
for each circuit consisting of the product of the rms amplitude and phase errors. The metric is calculated at the center frequency and has the units of \([\text{dB}]^\circ\).

V. Conclusion

A high-accuracy low rms error phase shifter based on the vector-sum method is demonstrated in this paper. The use of coarse and fine scaling of the signal vectors is critical to reducing phase gaps between quadrants and for reducing therm phase and amplitude errors. Experimental tests on a fabricated prototype showed that therm phase error reached down to 1.25°, and therm amplitude error was 0.7 dB at the center frequency of 5.4 GHz, thereby validating the approach.

Acknowledgment

The authors would like to thank CMC Microsystems, Kingston, ON, Canada, for chip fabrication arrangements.

References


